- idUS
- Listar por autor
Listar por autor "Földesy, Péter"
Mostrando ítems 1-6 de 6
-
Ponencia
3D multi-layer vision architecture for surveillance and reconnaissance applications
Földesy, Péter; Carmona Galán, Ricardo; Zarandy, A.; Rekeczky, Csaba; Rodríguez Vázquez, Ángel Benito; Roska, Tamás (Institute of Electrical and Electronics Engineers, 2009)The architecture and the design details of a multilayer combined mixed-signal and digital sensor-processor array chip is ...
-
Artículo
A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage
Domínguez Castro, Rafael; Espejo Meana, Servando Carlos; Rodríguez Vázquez, Ángel Benito; Carmona Galán, Ricardo; Földesy, Péter; Zarándy, Ákos; Szolgay, Péter; Szirányi, Tamás; Roska, Tamás (Institute of Electrical and Electronics Engineers, 1997)This paper presents a CMOS chip for the parallel acquisition and concurrent analog processing of two-dimensional (2-D) ...
-
Ponencia
A behavioral modeling concept and practice of CNN-UM VLSI implementations
Földesy, Péter; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2001)In this paper we introduce a novel simulation time bounded behavioral modeling technique that optimally selects the ...
-
Ponencia
Object oriented image segmentation on the CNNUC3 chip
Földesy, Péter; Liñán Cembrano, Gustavo; Rodríguez Vázquez, Ángel Benito; Espejo Meana, Servando Carlos; Domínguez Castro, Rafael (Institute of Electrical and Electronics Engineers, 2000)We show how a complex object oriented image analysis algorithm can be implemented on a CNNUM chip for video-coding. Besides ...
-
Ponencia
Structure reconfigurability of the CNNUC3 for robust template operation
Földesy, Péter; Liñán Cembrano, Gustavo; Rodríguez Vázquez, Ángel Benito; Espejo Meana, Servando Carlos; Domínguez Castro, Rafael (Institute of Electrical and Electronics Engineers, 2000)We demonstrate the importance of the reconfigurability of a 64/spl times/64 cells size CNN-UM chip. As we show, in such a ...
-
Artículo
Tunable Low Noise Amplifier Implementation With Low Distortion Pseudo-Resistance for in Vivo Brain Activity Measurement
Kárász, Zoltán; Fiáth, Richard; Földesy, Péter; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2014)This paper presents a low power neural signal amplifier with tunable cut-off frequencies. The presented compact amplifier, ...